

**DESIGNCON 2012**

WHERE CHIPHEADS CONNECT



# **Robust Method for Addressing 12 Gbps Interoperability for High-Loss and Crosstalk-Aggressed Channels**

*Al Neves, Wild River Technology  
Alan Blankman, LeCroy Corporation  
Eric Bogatin, Bogatin Enterprises  
George Noh, Vitesse Semi  
James Bell, Wild River Technology  
Martin Spadaro, Vitesse Semi*

**LeCroy**

**VITESSE**

**wildriver**



**UBM**  
Electronics



- **Conundrum**

- a: a question or problem having only a **conjectural** answer
- b: an **intricate** and difficult problem

- **Conjectural**



- a: interpretation of omens
- b: a conclusion deduced by surmise or guesswork

So, you probably asking “where is he going with these definitions?”


# Practical Channels Close Down Eyes for High Data Rates

## S-Parameter Model of Channel

TX




Gaussian Noise



- Insertion Loss
- Return Loss
- Impedance Variations
- Resonance
- Crosstalk


RX



## The Problem or Conundrum Becomes:

1. How do I open the eye?
2. What do I attack first?
3. How do I confirm my suspicions?
4. How do I optimize for both Loss and Crosstalk aggression
5. How do I develop a concerted method to make my job easier!

*We demonstrate a method of opening eye with higher integrity*



## ***The Method:***


1. Start with a Family of S-Parameter Models.
2. Test the S-parameters
  - Tested for Passivity/Causality
  - Measurement Validated
3. Data-Mine the S-parameter in library

### ***Sources of S-parameter Library***




Integrated Channel  
Model Platforms

**LeCroy**



Backplane - Application Specific

**VITESSE**



3D EM

**wildriver**




**UBM**


Electronics  
1/30/2012



# 4. Emulate Silicon SERDES architecture with EDA tool. We create a perfect TX/RX.




5. After EDA tool optimization establishes optimal eye opening, implement physical silicon+Channel, monitor eye internally
6. Correspond to EDA tool optimized result
7. Optionally add crosstalk aggression and re-optimize.




# Good S-parameters start with Good Calibration! Simple Cal Verification

Calibration Verification using KF-KF Pasternack Connector




# Cal verification using precision airlines

## First, examine transmission aberrations, then return loss mag





I may check this S21 with no calibration enabled

# Resonant structure like Beatty Standard are excellent for calibration validation




This Structure has obvious, out to 40GHz:

1. Symmetry
2. Reciprocity
3. Low Distortion/abberation
4. High Dynamic range




### Example of Simple THRU for TRL:


Simple check of obvious Passivity Violations. The check of  $|S_{21}| > 1$  is NOT sufficient however!




Another example using on-board THRU



Analysis of Calibration Causality Using Polar Plot, Causal S-parameters should only rotate clockwise



Quick Polar view of Insertion locates non-causal behavior



Now, lets discuss Data -  
Mining....



# Data Mining the S-parameter Models

- S-parameters are too often treated as a “black box”
- Step 1 of the method: build an S-parameter library
- Data-mine your library learn all you can about your models
- Five parameters are of particular interest:
  - Differential return loss
  - Differential insertion loss
  - Differential time delay
  - Common time delay
  - Mode conversion terms

# Mining Differential & Common-signal Insertion Loss

➤ From SDD12 & SCC12 (or other IL S-params), predict/measure:

➤ Channel bandwidth

➤ Ex. -10db @ 5GHz

➤ Time delay through channel



➤ 2.5 ns nominal, TD vs. frequency shows dispersion

➤ Loss estimate

➤ Slope: 2dB / GHz / 11in,  
or 2dB / GHz / 2.5ns

➤ Overall S-param quality  
(via comparison to SDD21 and SCC21)

➤ Extremely close match



# Mining Return Loss S-parameters

Frequency domain:

Ripple is evidence of mismatches

➔ DUT/port impedance mismatch

➔ Trace/Launch mismatch



Convert to time domain to:

➔ Calculate impulse, step response

➔ Calculate impedance profile, rho



➔ Understand local variations from nominal impedance

➔ Spatially locate unexpected impedance mismatches



# Mining Mode Conversion S-parameters

- SDC<sub>xy</sub> and SCD<sub>xy</sub> is a result of differences between + and – nets
- Conversion from Differential to common causes latching issues



# Step II of the Method – Equalization Analysis

➔ Understand the signal integrity impact of the S-params

➔ Tools are available to simulate eye:

➔ LeCroy Signal Integrity Studio

➔ Agilent ADS

➔ MATLAB


➔ Goal: determine what is required to open the eye

➔ Transmitter emphasis

➔ CTLE


➔ DFE

➔ FFE



# Dealing with fixtures

- Tools are also available to calculate waveforms at any point in your circuit or to remove effects of fixtures
- Example: LeCroy EyeDoctor / VirtualProbe



# Equalization Techniques

Eye Doctor II    Emphasis

Enable

Auto Add    Pre    De

Auto Remove

Custom

Gain  
6.0 dB

Tap Values

0: -497.631e-3

1: 1.497631

Equalizer    CTLE Setup

Continuous Time Linear Equalizer (CTLE)

Enable    Standard

Auto    USB3

Custom    Boost

6.96 dB

Edit / View CTLE Setup

Equalizer    DFE Setup

Decision Feedback Equalizer (DFE)

Enable    Include In Training     Train DFE

Training Controls

# Taps    Auto Find Levels     Upper Level

3    150.00 mV

Edit / View DFE Setup    Max UI's for Train    Decision Level    Lower Level

1000 UI    0.00 mV    -150.00 mV

Equalizer    FFE Setup

Feed Forward Equalizer (FFE)

Enable    Include In Training     Train FFE

Training Controls

# Taps    Auto Find Levels     Upper Level

5    150.00 mV


Edit / View FFE Setup    # Precursor Taps    Decision Level    Lower Level

2    0.00 mV    -150.00 mV


Eye Doctor II    Equalizer    DFE Setup    DFE Details

Decision Feedback Equalization Taps

# Taps Used	00: 28.612e-3	05: 0e-6	10: 0e-6	15: 0e-6	Clear Taps
4	01: 1.402e-3	06: 0e-6	11: 0e-6	16: 0e-6	
Deskew	02: 9.850e-3	07: 0e-6	12: 0e-6	17: 0e-6	<input type="checkbox"/> Erasure DFE
-2 ps	03: 8.367e-3	08: 0e-6	13: 0e-6	18: 0e-6	
	04: 0e-6	09: 0e-6	14: 0e-6	19: 0e-6	Erasure Delta
					0.0 $\mu$ V









# Example Analysis – 11” structure


Simultaneously view S-parameters, signals before/after equalization @ receiver, eye and jitter analysis



# Equalization in light of Crosstalk

- While losses increase with frequency, isolation decreases with frequency
- FFE and CTLE either maintain or increase the SNR
  - Amplify higher frequencies relative to lower frequencies to compensate for channel losses
  - This in turn amplifies or enhances the high frequency crosstalk
- DFE leverages its decisions back to the input of its equalization filter
  - SNR increases w/ “clean” decisions fed back
  - Depending on channel and noise characteristics, the DFE can provide at least 2 dB of output SNR improvement over CTLE and FFE equalization

# System Designers Are Going Blind




Signal arriving at input with severe high-frequency attenuation effects.

Signal input to logic circuit after internal equalization.

# Embedded Waveform Viewing – Equalizer Modes



- Unity Gain Mode - set equalizer to unity gain
  - DFE contributions = 0, CTLE to Flat frequency response and VGA gain = 1
- Link Monitor Mode - processor drives CTLE and DFE positions
  - VScope inner eye height is key metric



# The VScope to Simulation Comparison


“Scope” Unity Gain Mode is remarkably similar to what the simulation produces

- Key landmarks (inner eye height and width) are visible
- The voltage/phase resolution and sample time/thresholds determine the ability to see individual edges






# CrossTalk Environment Block Diagram

16 Port test platform, unused ports terminated




C-1=0mA, C0=(2-6 mA)mA, C+1=-.25mA (Fixed)

C-1 0 to -.75 mA  
C0 12.0 mA  
C+1 -1.25 mA




# VScope and NEXT Level Resolution

Three levels of NEXT show measureable differences in inner eye height  
➔ Enables receiver equalization filter adjustment






# System Margin vs. NEXT Levels



Trial	NEXT Level	CTLE (EQ Strength)	DFE (EQ Strength)	Voltage Margin @ 1e-12 BER (mV)
1	Minimum	30	6	70
2	Medium	14	22	16
5	Maximum	8	37	5

# CTLE and DFE trading off EQ strength



- ➔ In the face of different levels of crosstalk, the CTLE and DFE trade-off equalization strengths
- ➔ More DFE is required to combat SNR in Max NEXT environment

# BER-V Margin Improvement w/ more DFE

Trial	NEXT Level	CTLE (EQ Strength)	DFE (EQ Strength)	Voltage Margin @ 1e-12 BER (mV)
3	Maximum	30	6	0
4	Maximum	14	22	0
5	Maximum	8	37	5

- ▶ Table compares 3 sets of CTLE & DFE equalization settings in Max NEXT Level environment
- ▶ Trading off CTLE for more DFE equalization shows Voltage Margin improves from no margin

# Crosstalk Mitigation Conclusions

- The methodology enables crosstalk aggressed test environments that can lead to better equalization trade-offs
- Embedded waveform views provide a useable metric for optimizing the equalizer
- DFE equalization improves SNR, better than FFE or CTLE
- Equalizer performance in the presence of crosstalk is improved with increasing DFE strength and decreasing CTLE strength

# Future Work

- Quantify the NEXT environment by analyzing 16 Port S-parameter data for the test platform - Insertion loss to Crosstalk Ratio (ICR)
- Investigate impact of different NEXT Transmitter frequency responses (PRBS lengths for example)
- Optimize Filter tuning algorithm using additional VScope metrics